CSC.T433 Advanced Computer Architecture

CSC.T433 Advanced Computer Architecture Support Page, Dept. of Computer Science TOKYO TECH

News

This page is updated. (2023-12-06)
This page is open. (2018-11-28)

Lecture Slides and Materials

Lecture01 2023-12-07 13:30-15:10: Design and Analysis of Computer Systems , sample1.v
Lecture02 2023-12-11 13:30-15:10: Instruction Set Architecture and single-cycle processor
Lecture03 2023-12-14 13:30-15:10: HDL, single-cycle processor
LectureXX 2023-12-18 : No lecture
Lecture04 2023-12-21 13:30-15:10: Pipelining
Lecture05 2023-12-25 13:30-15:10: Instruction Level Parallelism: Concepts and Challenges
Year-end holidays
Lecture06 2024-01-04 13:30-15:10: Instruction Level Parallelism: Instruction Fetch and Branch Prediction
Lecture07 2024-01-11 13:30-15:10: Instruction Level Parallelism: Dynamic Scheduling
Lecture08 2024-01-15 13:30-15:10: Instruction Level Parallelism: Exploiting ILP Using Multiple Issue and Speculation
Lecture09 2024-01-18 13:30-15:10: Instruction Level Parallelism: Out-of-order Execution and Multithreading
Lecture10 2024-01-22 13:30-15:10: Multi-Processor: Distributed Memory and Shared Memory Architecture , main1.c, main2.c, main3.c, main4.c
Lecture11 2024-01-25 13:30-15:10: Thread Level Parallelism: Interconnection Network , main5.c, main6.c
Lecture12 2024-01-29 13:30-15:10: Thread Level Parallelism: Coherence and Synchronization
Lecture13 2024-02-01 13:30-15:10: Thread Level Parallelism: Memory Consistency Model
Final Report by February 13

For Verilog HDL description, please refer to lectures 2 to 4 of Computer Logic Design.

Materials for Advanced Computer Architecture

Links

Copyright(c) 2022, 2023, 2024 Tokyo Tech Kise Laboratory. All rights reserved.