Fiscal Year 2023

Ver. 2024-01-22a

Course number: CSC.T433 School of Computing, Graduate major in Computer Science

Advanced Computer Architecture

10. Multi-Processor: Distributed Memory and Shared Memory Architecture

www.arch.cs.titech.ac.jp/lecture/ACA/ Room No.W834, Lecture (Face-to-face) Mon 13:30-15:10, Thr 13:30-15:10

Kenji Kise, Department of Computer Science kise _at_ c.titech.ac.jp

Instruction pipeline of OoO execution processor

- Allocating instructions to instruction window is called dispatch
- Issue or fire wakes up instructions and their executions begin
- In commit stage, the computed values are written back to ROB (reorder buffer)
- The last stage is called retire or graduate. The completed consecutive instructions can be retired. The result is written back to register file (architectural register file of 32 registers) using a logical register number from x0 to x31.



Datapath of OoO execution processor



The Memory System's Fact and Goal

• Fact:

Large memories are slow, and fast memories are small

- How do we create a memory that gives the illusion of being large, fast, and cheap ?
- Temporal Locality (Locality in Time):
 - Keep most recently accessed data items closer to the processor
- Spatial Locality (Locality in Space)
 - Move blocks consisting of contiguous words to the upper levels

A Typical Memory Hierarchy

By taking advantage of the principle of locality in time and space

- Present much memory in the cheapest technology
- c at the speed of fastest technology



TLB: Translation Lookaside Buffer

proc9: 5-stage pipelining processor

- The strategy is to separate instruction fetch step (IF), instruction decode step (ID), execution step (EX), memory access step (EX), and write back step (WB).
- Use the pipeline register P3 between EX and MA, and pipeline register P4 between EX and WB.



MIPS Direct Mapped Cache Example

One word/block, cache size = 1K words (4KB)



What kind of locality are we taking advantage of?

Multiword Block Direct Mapped Cache • Four words/block, cache size = 1K words (4KB) Byte 13 12 11 ... 4 3 2 1 0 31 30 ... Hit Data offset 20 Tag 8 Block offset Index Data (4 word) Index Valid Tag 0 2 253 254 255 ~20 32 What kind of locality are we taking advantage of?

Four-Way Set Associative Cache



Costs of Set Associative Caches

- N-way set associative cache costs
 - N comparators (delay and area)
 - MUX delay (set selection) before data is available
 - Data available after set selection and Hit/Miss decision.
- When a miss occurs, which way's block do we pick for replacement ?
 - Least Recently Used (LRU): the block replaced is the one that has been unused for the longest time
 - Must have hardware to keep track of when each way's block was used
 - For 2-way set associative, takes one bit per set → set the bit when a block is referenced (and reset the other way's bit)
 - Random



Cache Associativity & Replacement Policy



Bookshelf





Recommended Reading

- Emulating Optimal Replacement with a Shepherd Cache
 - Kaushik Rajan, Govindarajan Ramaswamy, Indian Institute of Science
 - MICRO-40, pp. 445-454, 2007
 - Session 8: Cache Replacement Policies



• A quote:

"The inherent temporal locality in memory accesses is filtered out by the L1 cache. As a consequence, an L2 cache with LRU replacement incurs significantly higher misses than the optimal replacement policy (OPT). We propose to narrow this gap through a novel replacement strategy that mimics the replacement decisions of OPT."

Memory Hierarchy Design

Memory Hierarchy



L2 and lower caches

- Objective : Need to reduce expensive memory accesses
- Design : Large size, Higher associativity, Complex design
- Problem : Do not interact with program directly and observe filtered temporal locality

• High Associativity \implies replacement policy crucial to performance

- L1 cache services temporal accesses accesses at L2 LRU replacement inefficient
- Replacement decisions are taken off the processor critical path

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

LRU has room for improvement





OPT: Optimal Replacement Policy

The Optimal Replacement Policy

- Replacement Candidates : On a miss any replacement policy could either choose to replace any of the lines in the cache or choose not to place the miss causing line in the cache at all.
- Self Replacement : The latter choice is referred to as a self-replacement or a cache bypass

Optimal Replacement Policy

On a miss replace the candidate to which an access is least imminent [Belady1966,Mattson1970,McFarling-thesis]

Lookahead Window : Window of accesses between miss causing access and the access to the least imminent replacement candidate. Single pass simulation of OPT make use of lookahead windows to identify replacement candidates and modify current cache state [Sugumar-SIGMETRICS1993]



Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

Example of Optimal Replacement Policy

Understanding OPT



- Consider 4 way associative cache with one set initially containing lines (A1,A2,A3,A4), consider the access stream shown in table
- Access A₅ misses, replacement decision proceeds as follows
 - Identify replacement candidates : (A1,A2,A3,A4,A5)
 - Lookahead and gather imminence order : shown in table, lookahead window circled
 - Make replacement decision : A₅ replaces A₂
- A6 self-replaces, lookahead window and imminence order in table

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

Shepherd Cache emulation OPT

Emulating OPT with a Shepherd Cache



Split the cache into two logical parts

- Main Cache (MC) for which optimal replacement is emulated
- Shepherd Cache (SC) used to provide a lookahead and guide replacements from MC towards OPT

Operation

- Buffer lines temporarily in SC before moving them to MC, SC acts as a FIFO buffer
- While in SC, gather imminence information and emulate lookahead
- When forced out of SC, make an MC replacement based on the gathered imminence order



Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

Overview of Shepherd Caching



- To emulate MC with 4 ways per set and 2 SC ways per set
- To gather imminence order add a counter matrix (CM)
- CM has one column per SC way to track imminence order w.r.t to it
- CM has one row per SC and MC line as any of them can be a replacement candidate
- Each column has one Next Value Counter (NVC) to track the next value to assign along column

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007



Shepherd cache bridges 32 - 52% of the gap

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

Datapath of OoO execution processor

Multiprogramming

• Several independent programs run at the same time.

	Instruction window 8 6 5 4 7							
(c) Instruction window Instruct	tion window							
(d) (d) (Thread A) (Instruction window)								
program B (Thread B) Instruction window								

Multithreading (1/2)

- During a branch miss recovery and access to the main memory by a cache miss, ALUs have no jobs to do and have to be idle.
 - interrupt, exception, or OS call
- Executing multiple independent threads (programs) will mitigate the overhead. ٠
- They are called coarse-grained and fine-grained multithreaded processors • having multiple architecture states.

Multithreading (2/2)

• Simultaneous Multithreading (SMT) can improve hardware resource usage.

Instructions to be executed of program B

18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Newer instructions

Datapath of SMT OoO execution processor

CSC.T433 Advanced Computer Architecture, Department of Computer Science, TOKYO TECH

29

From multi-core era to many-core era

Figure 1: Current and expected eras of Intel® processor architectures

Platform 2015: Intel® Processor and Platform Evolution for the Next Decade, 2005

Intel Sandy Bridge, January 2011

• 4 to 8 core

Intel Skylake-X, Core i9-7980XE, 2017

• 18 core

2021.11 Intel Alder Lake processor

2022.11 AMD EPYC 9654 processor with 96 cores

AMD EPYC[™] 9004 Series Processor

All-in Feature Set support

- 12 Channels of DDR5-4800
- Up to 6TB DDR5 memory capacity
- 128 lanes PCIe[®] 5
- 64 lanes CXL 1.1+
- AVX-512 ISA, SMT & core frequency boost
- AMD Infinity Fabric[™]
- AMD Infinity Guard

Cores	AMDA EPYC Base/Boost* (up to CHz)		AMDス ミアソニ Base/Boost* (up to GHz) Default TDP (w)					
96 cores	9654/P	2.40/3.70	360w	320-400w				
84 cores	9634	2.25/3.70	290w	240-300w				
64 cores	9554/P	3.10/3.75	360w	320-400w				
64 cores	9534	2.45/3.70	280w	240-300w				
	⇒ 9474F	3.60/4.10	360w	320-400w				
48 cores	9454/P	2.75/3.80	290w	240-300w				
32 cores	→ 9374F	3.85/4.30	320w	320-400w				
32 cores	9354/P	3.25/3.80	280w	240-300w				
32 cores	9334	2.70/3.90	210w	200-240w				
	⇒ 9274F	4.05/4.30	320w	320-400w				
24 cores	9254	2.90/4.15	200w	200-240w				
	9224	2.50/3.70	200w	200-240w				
	→ 9174F	4.10/4.40	320w	320-400w				
16 cores	9124	3.00/3.70	200w	200-240w				

Distributed Memory Multi-Processor Architecture

- A PC cluster or parallel computers for higher performance
- Each memory module is associated with a processor
- Using explicit send and receive functions (message passing) to obtain the data required.
 - Who will send and receive data? How?

PC cluster

PC3 PC1 PC2 PC4 Chip Chip Chip Chip Proc1 Proc2 Proc3 Proc4 Caches Caches Caches Caches Memory Memory Memory Memory (DRAM) (DRAM) (DRAM) (DRAM) Interconnection network

Shared Memory Multi-Processor Architecture

- All the processors can access the same address space of the main memory (shared memory) through an interconnection network.
- The shared memory or shared address space (SAS) is used as a means for communication between the processors.
 - What are the means to obtain the shared data?
 - What are the advantages and disadvantages of shared memory?

Shared memory many-core architecture

- The single-chip integrates many cores (conventional processors) and an interconnection network.
- The shared memory or shared address space (SAS) is used as a means for communication between the processors.

Intel Skylake-X, Core i9-7980XE, 2017

The free lunch is over

- Programmers have to worry much about performance and concurrency
- Parallel programming & multi-processor (multi-core) architecture

Free Lunch

Programmers haven't really had to worry much about performance or concurrency because of Moore's Law

Why we did not see 4GHz processors in Market?

The traditional approach to application performance was to simply wait for the next generation of processor; most software developers did not need to invest in performance tuning, and enjoyed a "free lunch" from hardware improvements.

The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software by Herb Sutter, 2005

Parallel programming

• Several dependent threads run at the same time on a multi-processor (many-core) system.

Sample of a wrong parallel program using pthread

% gcc main1.c -00 - % ./a.out1	-lpthread -o a.out1	Single Program Multiple Data (SPMD)					
main: 20000000	<pre>#include <stdio.h> #include <nthnood h=""></nthnood></stdio.h></pre>	<pre>#include <stdio.h> #include <nthnood h=""></nthnood></stdio.h></pre>					
<pre>#include <stdio.h> #include <pthread.h> #define N 10000000</pthread.h></stdio.h></pre>	<pre>#Include <pre>cpread.n> #define N 10000000 // ten million int a = 0;</pre></pre>	<pre>#Include <pre> <pre>#define N 10000000 // ten million int a = 0;</pre></pre></pre>					
<pre>int a = 0; int func1(){ int i; for(i=0; i<n; a++;="" i++){="" }<br="">}; int func2(){ int i; for(i=0; i<n; a++;="" i++){="" }<br="">}; int main(){ func1(); func2(); printf("main: %d¥n", a); return 0; } </n;></n;></pre>	<pre>int func1(){ int i; for(i=0; i<n; %d¥n",="" (void="" *)func1,="" *)func2,="" 0;="" a);="" a++;="" for(i="0;" func2(){="" i++){="" i;="" i<n;="" int="" main(){="" null);="" null,="" pre="" printf("main:="" pthread_create(&t1,="" pthread_create(&t2,="" pthread_join(t1,="" pthread_join(t2,="" pthread_t="" return="" t1,="" t2;="" }="" };="" }<=""></n;></pre>	<pre>int func1(){ int i; for(i=0; i<n; %d¥n",="" (void="" *)func1,="" 0;="" a);="" a++;="" i++){="" int="" main(){="" null);="" null,="" pre="" printf("main:="" pthread_create(&t1,="" pthread_create(&t2,="" pthread_join(t1,="" pthread_join(t2,="" pthread_t="" return="" t1,="" t2;="" }="" };="" }<=""></n;></pre>					
sequential program	main2.c	main3.c					

Four steps in creating a parallel program

- 0. Preparing an optimized sequential program (baseline)
- 1. Decomposition of computation in tasks
- 2. Assignment of tasks to processes
- 3. Orchestration of data access, comm, synch.
- 4. Mapping processes to processors (cores)

Simulating ocean currents

(a) Cross sections

(b) Spatial discretization of a cross section

- Model as two-dimensional grids
 - Discretize in space and time
 - finer spatial and temporal resolution enables greater accuracy
- Many different computations per time step
 - Concurrency across and within grid computations
- We use one-dimensional grids for simplicity

Sequential version as the baseline

- A sequential program main01.c and the execution result
- Computations in blue color are fully parallel

<pre>#define N 8 /* the number of grids */ #define TOL 15.0 /* tolerance parameter */ float A[N+2], B[N+2]; void solve () { int i dong = 0;</pre>	0.00 0.00 0.00 0.00 0.00 0.00 0.00	68.26 57.55 50.48 45.83 42.38 39.54 37.08	104.56 94.03 87.15 81.45 76.35 71.81 67.67	109.56 110.11 106.97 101.99 96.92 91.87 87.10	116.55 117.10 112.14 107.62 102.61 97.87 93.34	125.54 109.56 104.06 98.54 94.38 90.55 87.02	86.91 85.83 79.72 77.27 74.92 72.91 70.89	45.29 44.02 48.26 49.17 49.64 49.44 48.90	0.00 15.08 19.68 22.63 23.91 24.49 24.62	0.00 0.00 0.00 0.00 0.00 0.00 0.00	diff=129.32 diff= 55.76 diff= 42.50 diff= 31.68 diff= 26.88 diff= 23.80 diff= 22.12
<pre>int i, done = 0; while (!done) { float diff = 0; for (i=1; i<=N; i++) { B[i] = 0.333 * (A[i-1] + A[i] + A[i+1]); diff = diff + fabsf(B[i] - A[i]); } if (diff <tol) done="1;<br">for (i=1; i<=N; i++) A[i] = B[i];</tol)></pre>	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	34.88 32.89 31.07 29.39 27.84 26.41 25.07 23.83 22.68 21.59	63.89 60.40 57.19 54.21 51.46 48.89 46.50 44.26 42.17 40.20	82.62 78.44 74.55 70.92 67.52 64.34 61.35 58.54 55.88 53.38	89.06 85.03 81.23 77.63 74.23 71.00 67.94 65.02 62.24 59.60	83.67 80.45 77.35 74.36 71.47 68.67 65.97 63.36 60.85 58.42	68.87 66.81 64.72 62.62 60.52 58.43 56.37 54.34 52.34 50.39	48.09 47.10 45.98 44.77 43.49 42.17 40.84 39.49 38.14 36.81	24.48 24.17 23.73 23.21 22.64 22.02 21.38 20.72 20.05 19.38	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	diff= 21.06 diff= 20.26 diff= 19.47 diff= 18.70 diff= 17.95 diff= 17.23 diff= 16.53 diff= 15.85 diff= 15.20 diff= 14.58
<pre>for (i=0; i<=N+1; i++) printf("%6.2f ", B[i]); printf(" diff=%6.2f¥n", diff); /* for debug */ } int main() { int i; for (i=1; i<n-1; a[i]="100+i*i;" i++)="" pre="" solve();="" }<=""></n-1;></pre>	A ,	4[0]	A[1] B[1]	A[2] B[2]	A[3]	i=4 ↓ A[4] +, +, ↓ B[4]] A[5 ×	·] A[d	6] A[6] B[i [7] A [+, [7] B	=8 [8] A[9] ↓ ↓ +, × ↓ [8]

Decomposition and assignment

- Single Program Multiple Data (SPMD)
 - Decomposition: there are eight tasks to compute B[i]
 - Assignment: the first four tasks for core 1, and the last four tasks for core 2

CSC.T433 Advanced Computer Architecture, Department of Computer Science, TOKYO TECH

Orchestration

- LOCK and UNLOCK around critical section
 - Lock provides exclusive access to the locked data.
 - Set of operations we want to execute atomically
- BARRIER ensures all reach here

```
float A[N+2], B[N+2]; /* these are in shared memory */
float diff=0.0;
                      /* variable in shared memory */
void solve pp (int pid, int ncores) {
                                         /* private variables */
    int i, done = 0;
    int mymin = 1 + (pid * N/ncores); /* private variable */
    int mymax = mymin + N/ncores - 1; /* private variable */
    while (!done) {
        float mydiff = 0;
        for (i=mymin; i<=mymax; i++) {</pre>
            B[i] = 0.333 * (A[i-1] + A[i] + A[i+1]);
            mydiff = mydiff + fabsf(B[i] - A[i]);
        }
        LOCK();
        diff = diff + mydiff;
        UNLOCK();
        BARRIER();
        if (diff <TOL) done = 1;</pre>
        BARRIER();
        if (pid==1) diff = 0;
        for (i=mymin; i<=mymax; i++) A[i] = B[i];</pre>
        BARRIER();
```

These operations must be executed atomically

- (1) load diff
- (2) add
- (3) store diff

After all cores update the diff, *if statement* must be executed.

if (diff <TOL) done = 1;</pre>

Key components of many-core processors

- Interconnection network
 - connecting many modules on a chip achieving high throughput and low latency
- Main memory and caches
 - Caches are used to reduce latency and to lower network traffic
 - A parallel program has private data and shared data
 - New issues are cache coherence and memory consistency
- Core
 - High-performance superscalar processor providing a hardware mechanism to support thread synchronization

