Computer Architecture (CSC.T363) Support Page, Dept. of Computer Science, Science Tokyo

News

• This page was refreshed for the new quarter. (2026-09-30)
• This page was refreshed for the new quarter. (2025-10-02)
• This page was refreshed for the new quarter. (2024-10-03)
• This page was refreshed for the new quarter. (2023-10-03)
• This page was refreshed for the new quarter. (2022-09-23)
• This page was refreshed for the new quarter. (2021-09-30)
• This page is open. (2018-09-27)

Final Exam

• 2026-11-27 (13:30-15:10) final exam in the computer room of the department of computer science

Materials for Computer Architecture Exercise

• Exercise_1 2026-10-06 (15:25-17:05): Exercise(1) Using an FPGA board, UART, Input/Output
  • cp1-main.v, cp1-main.xdc, cp2-main.v, cp2-main.xdc, cp3-main.v, cp3-main.xdc
• Exercise_2 2026-10-13 (15:25-17:05):
• Exercise_3 2026-10-20 (15:25-17:05):
• Exercise_4 2026-10-27 (15:25-17:05):
• Exercise_5 2026-11-10 (15:25-17:05):
• Exercise_6 2026-11-17 (15:25-17:05):
• Exercise_7 2026-11-24 (13:30-17:05):

Lecture Slides and Materials

• Lecture_01 2026-10-02 (13:30-15:10): Guidance and Fundamentals of Computer Design
  • main.v, main.xdc
• Lecture_02 2026-10-06 (13:30-15:10): Trends in Performance and Power
• Lecture_03 2026-10-13 (13:30-15:10): Memory Technologies
• Lecture_04 2026-10-16 (13:30-15:10): Caches: Direct-Mapped
• Lecture_05 2026-10-20 (13:30-15:10): Caches: Set-Associative
• Lecture_06 2026-10-23 (13:30-15:10): CFU Proving Ground, Branch Prediction
• Lecture_07 2026-10-27 (13:30-15:10): Branch Prediction (2)
• Lecture_08 2026-10-30 (13:30-15:10): Pipelined Processor (1)
• Lecture_09 2026-11-06 (13:30-15:10): Pipelined Processor (2)
• Lecture_10 2026-11-10 (13:30-15:10): Virtual Memory and Dependability (1)
• Lecture_11 2026-11-13 (13:30-15:10): Virtual Memory and Dependability (2)
• Lecture_12 2026-11-17 (13:30-15:10): Superscalar, Data-Level Parallelism in Vector and SIMD, Input/Output and Bus
• Lecture_13 2026-11-20 (13:30-15:10): Interconnection Network, Multiprocessors and Multicore

• RISC-V Reference Card
• RISC-V cross compiler for this lecture on Ubuntu (872MB file) rv32ima_for_ca.tgz

Link

• CSC.T363 Computer Architecture Syllabus
• CSC.T341 Computer Logic Design Syllabus
• How to change CapsLock key of the keymord to Ctrl key
• CFU Proving Ground
• SimRV RISC-V Full-System Simulator
• Computer Room, Department of Computer Science
• Venus RISC-V editor and simulator
• Xilinx Vivado Design Suite
• Department of Computer Science, School of Computing, Institute of Science Tokyo
• GitHub Kise K.
• Kise Laboratory, Institute of Science Tokyo

Copyright(c) 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 Kise Laboratory, Science Tokyo. All rights reserved.