module main (clk, led);
  input  wire clk;
  output wire [3:0] led;

  reg [31:0] cnt = 0;
  always @(posedge clk) cnt <= cnt + 1;

  assign led = cnt[27:24];
endmodule