start_2527_2522
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| start_2527_2522 [2026/02/15 11:05] – [RVCore Project, Arch Lab, Tokyo Tech] 157.230.240.151 | start_2527_2522 [2026/02/15 11:50] (current) – [Getting started guide] 157.230.240.151 | ||
|---|---|---|---|
| Line 7: | Line 7: | ||
| It is an optimized RISC-V soft processor of five-stage pipelining. | It is an optimized RISC-V soft processor of five-stage pipelining. | ||
| - | {{: | + | {{: |
| **RVCoreP supports the following FPGA boards!** | **RVCoreP supports the following FPGA boards!** | ||
start_2527_2522.1771121152.txt.gz · Last modified: 2026/02/15 11:05 by 157.230.240.151