RVCore Project

User Tools

Site Tools

Trace:
start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
start [2026/02/15 11:50] – [Getting started guide] 157.230.240.151start [2026/04/29 07:33] (current) – [RVCore Project, Arch Lab, Tokyo Tech] 149.50.216.196
Line 7: Line 7:
 It is an optimized RISC-V soft processor of five-stage pipelining. It is an optimized RISC-V soft processor of five-stage pipelining.
  
-{{:rvcorep.png?nolink&600|}}+{{:rvcorep.png?nolink&600|}}
  
 **RVCoreP supports the following FPGA boards!** **RVCoreP supports the following FPGA boards!**
Line 440: Line 440:
  
  
-0'XOR(if(now()=sysdate(),sleep(15),0))XOR'Z+
start.1771123843.txt.gz · Last modified: 2026/02/15 11:50 by 157.230.240.151