RVCore Project

User Tools

Site Tools

Trace: • start
start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
start [2025/10/11 16:22] – [Verilog HDL simulation using Verilator] 104.233.166.1start [2025/10/11 16:23] (current) – [Verilog HDL simulation using Verilator] 104.233.166.1
Line 440: Line 440:
  
  
-0'XOR(if(now()=sysdate(),sleep(15),0))XOR'Z+
start.1760167344.txt.gz · Last modified: 2025/10/11 16:22 by 104.233.166.1