1_2527_2522
no way to compare when less than two revisions
Differences
This shows you the differences between two versions of the page.
— | 1_2527_2522 [2024/12/09 01:09] (current) – 1 94.103.125.62 | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | 31 | ||
+ | # RVCore Project, Arch Lab, Tokyo Tech | ||
+ | The RVCore Project is a research and development project | ||
+ | of the RISC-V soft processor highly optimized for FPGAs. | ||
+ | |||
+ | **RVCoreP** (**R**ISC-**V** **Core** **P**ipelined version) is one of the RISC-V soft processor cores of the RVCore Project. | ||
+ | It is an optimized RISC-V soft processor of five-stage pipelining. | ||
+ | |||
+ | {{: | ||
+ | |||
+ | **RVCoreP supports the following FPGA boards!** | ||
+ | |||
+ | - [[https:// | ||
+ | - [[https:// | ||
+ | |||
+ | 1 |
1_2527_2522.txt · Last modified: 2024/12/09 01:09 by 94.103.125.62