User Tools

Site Tools


1-1_waitfor_delay_0:0:15
no way to compare when less than two revisions

Differences

This shows you the differences between two versions of the page.


1-1_waitfor_delay_0:0:15 [2024/12/09 01:07] (current) – 1 94.103.125.62
Line 1: Line 1:
 +31
 +# RVCore Project, Arch Lab, Tokyo Tech
  
 +The RVCore Project is a research and development project
 +of the RISC-V soft processor highly optimized for FPGAs.
 +
 +**RVCoreP** (**R**ISC-**V** **Core** **P**ipelined version) is one of the RISC-V soft processor cores of the RVCore Project.
 +It is an optimized RISC-V soft processor of five-stage pipelining.
 +
 +{{:rvcorep.png?nolink&600|}}
 +
 +**RVCoreP supports the following FPGA boards!**
 +
 +- [[https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/reference-manual|Nexys 4 DDR board]] with Xilinx Artix-7 FPGA
 +- [[https://reference.digilentinc.com/reference/programmable-logic/arty-a7/reference-manual|Arty A7-35T board]] with Xilinx Artix-7 FPGA
 +
 +1
1-1_waitfor_delay_0/0/15.txt · Last modified: 2024/12/09 01:07 by 94.103.125.62