

```

1  /*****
2  * RVCore_Base, RISC-V RV32I Baseline Version v2024-10-22a      ArchLab, Science Tokyo */
3  *****/
4  `default_nettype none
5
6  `define VERIFY           // define this to generate verify.txt
7  `define MEM_TXT         "sample1.txt" // file name of memory initialization file
8  `define MEM_SIZE        4096         // 4KB instruction memory and 4KB data memory
9  `define START_PC        0           // initial PC value
10 `define UART_CNT        50          // UART wait count, 50MHz / 500 = 1Mbaud
11 `define D_I_TYPE        0
12 `define D_R_TYPE        1
13 `define D_S_TYPE        2
14 `define D_B_TYPE        3
15 `define D_J_TYPE        4
16 `define D_U_TYPE        5
17 `define D_JA_IS         6
18 `define D_LD_IS         7
19 `define D_MUL_IS        8
20 `define D_DIV_IS        9
21
22 /*****/
23 module m_rvcore ( // RVCore Simple Version
24     input wire      w_clk, w_rst,
25     input wire [31:0] I_IN, D_IN,
26     output wire [31:0] I_ADDR, D_ADDR,
27     output wire [31:0] D_OUT,
28     output wire [3:0] D_WE
29 );
30     reg r_rst = 1;
31     always @(posedge w_clk) r_rst <= w_rst;
32
33     reg [31:0] r_pc = `START_PC;
34     always @(posedge w_clk) r_pc <= (r_rst) ? `START_PC : (w_b_rslt) ? w_tkn_pc : r_pc+4;
35     assign I_ADDR = r_pc;
36
37     wire [31:0] w_ir = I_IN;
38     wire [31:0] w_rrs1, w_rrs2_t, w_imm_t, w_rslt;
39     wire [ 4:0] w_rs1, w_rs2, w_rd;
40     wire      w_op_im;
41     wire [9:0] w_itype;
42     wire [10:0] w_alu_c;
43     wire [6:0] w_bru_c;
44     wire      w_b_rslt;
45     wire      w_ja = w_itype[6];
46     wire [4:0] w_op = w_ir[6:2];
47     wire [31:0] w_imm = (w_ja) ? r_pc+4 : (w_op==5'b00101) ? r_pc+w_imm_t : w_imm_t;
48     wire [31:0] w_rrs2 = (w_op_im) ? w_op_im : w_rrs2_t;
49
50     m_decode decode1 (w_ir, w_rd, w_rs1, w_rs2, w_op_im, w_itype, w_alu_c, w_bru_c, w_imm_t);
51
52     m_regfile regfile1 (w_clk, w_rrs1, w_rrs2, w_rrs1, w_rrs2_t, w_ma_rd, w_ma_rslt);
53
54     m_alu alu1 (w_rrs1, w_rrs2, w_alu_c, w_rslt);
55
56     /**** for branch and jump instructions *****/
57     wire [31:0] w_tkn_pc = (w_ir[6:2]==5'b11001) ? w_rrs1+w_imm_t : r_pc+w_imm_t;
58     m_bru bru0 (w_rrs1, w_rrs2, w_bru_c, w_b_rslt);
59
60     /**** for load and store instructions *****/
61     wire [2:0] w_fct3 = w_ir[14:12];
62     wire [31:0] w_mem_adr = w_rrs1 + w_imm;
63     wire      w_we0 = (w_itype['D_S_TYPE] & w_fct3[1:0]==0);
64     wire      w_we1 = (w_itype['D_S_TYPE] & w_fct3[0]);
65     wire      w_we2 = (w_itype['D_S_TYPE] & w_fct3[1]);
66     wire [3:0] w_we_sb = (w_we0) ? 4'b0001 << D_ADDR[1:0] : 0;
67     wire [3:0] w_we_sh = (w_we1) ? 4'b0011 << {D_ADDR[1], 1'b0} : 0;
68     wire [3:0] w_we_sw = (w_we2) ? 4'b1111 : 0;
69
70     assign D_WE = (w_we_sh ^ w_we_sw ^ w_we_sb);
71     assign D_ADDR = w_mem_adr;
72     assign D_OUT = (w_fct3[0]) ? {2{w_rrs2[15:0]}} :
73         (w_fct3[1]) ? w_rrs2 : {4{w_rrs2[7:0]}};
74
75     /**** for load instructions *****/
76     wire [15:0] w_ma_lh_t = (w_mem_adr[1]) ? D_IN[31:16] : D_IN[15:0]; // align
77     wire [7:0] w_ma_lb_t = (w_mem_adr[0]) ? w_ma_lh_t[15:8] : w_ma_lh_t[7:0]; // align
78     wire [31:0] w_ma_lb = (w_fct3==3'b000) ? {{24{w_ma_lb_t[7]}}}, w_ma_lb_t[7:0] : 0;
79     wire [31:0] w_ma_lbu = (w_fct3==3'b100) ? {{24'd0}, w_ma_lb_t[7:0]} : 0;
80     wire [31:0] w_ma_lh = (w_fct3==3'b001) ? {{16{w_ma_lh_t[15]}}}, w_ma_lh_t[15:0] : 0;
81     wire [31:0] w_ma_lhu = (w_fct3==3'b101) ? {{16'd0}, w_ma_lh_t[15:0]} : 0;
82     wire [31:0] w_ma_lw = (w_fct3==3'b010) ? D_IN : 0;
83     wire [31:0] w_ma_ld_rslt = w_ma_lb ^ w_ma_lbu ^ w_ma_lh ^ w_ma_lhu ^ w_ma_lw;
84
85     wire [31:0] w_ma_rslt_t = (w_itype['D_LD_IS]) ? w_ma_ld_rslt : w_rslt;
86
87     wire [4:0] w_ma_rd = w_rd;
88     wire [31:0] w_ma_rslt = (w_rd!=0) ? w_ma_rslt_t : 0;
89
90     /*****/
91     `ifdef VERIFY
92         initial $write("\n== VERIFY is defined and generate verify.txt\n");

```

```

93     integer fd;
94     initial fd = $fopen("verify.txt", "w");
95     reg [31:0] r_ttc = 1;
96     always @(posedge w_clk) if(!r_rst) r_ttc <= r_ttc + 1;
97     integer i, j;
98     always @(posedge w_clk) if(!r_rst) begin
99         $fwrite(fd, "%08d %08x %08x\n", r_ttc, r_pc, w_ir);
100         for (i=0; i<4; i=i+1) for (j=0; j<8; j=j+1) begin
101             $fwrite(fd, "%08x", ((i*8+j == {27'd0, w_rd}) && (i*8+j != 0)) ?
102                 w_ma_rslt : regfile1.mem[i * 8 + j]);
103             $fwrite(fd, "%s", (j != 7 ? " " : "\n"));
104         end
105     end
106 `endif
107 endmodule
108
109 /*****/
110 module m_regfile ( // register file
111     input wire      w_clk,
112     input wire [ 4:0] rs1, rs2,
113     output wire [31:0] rdata1, rdata2,
114     input wire [ 4:0] rd,
115     input wire [31:0] wdata
116 );
117     reg [31:0] mem [0:31];
118     integer i; initial begin for(i=0; i<32; i=i+1) mem[i]=0; end
119     assign rdata1 = mem[rs1];
120     assign rdata2 = mem[rs2];
121     always @(posedge w_clk) mem[rd] <= wdata;
122 endmodule
123
124 /*****/
125 module m_bru ( // Branch Resolution Unit
126     input wire [31:0] in1, in2,
127     input wire [ 6:0] s,
128     output wire      rslt
129 );
130     wire signed [31:0] sin1 = in1;
131     wire signed [31:0] sin2 = in2;
132     wire ex0 = s[0] & ( in1 == in2); // BEQ
133     wire ex1 = s[1] & ( in1 != in2); // BNE
134     wire ex2 = s[2] & (sin1 < sin2); // BLT
135     wire ex3 = s[3] & (sin1 >= sin2); // BGE
136     wire ex4 = s[4] & ( in1 < in2); // BLTU
137     wire ex5 = s[5] & ( in1 >= in2); // BGEU
138     wire ex6 = s[6]; // JAL, JALR -> always taken
139     assign rslt = ex0 ^ ex1 ^ ex2 ^ ex3 ^ ex4 ^ ex5 ^ ex6;
140 endmodule
141
142 /*****/
143 module m_alu ( // Arithmetic and Logic Unit
144     input wire [31:0] in1, in2,
145     input wire [10:0] s,
146     output wire [31:0] rslt
147 );
148     wire signed [31:0] sin1 = in1;
149     wire signed [31:0] sin2 = in2;
150     wire      ex0 = (s[0]) ? in1 < in2 : 0;
151     wire      ex1 = (s[1]) ? sin1 < sin2 : 0;
152     wire [31:0] ex2 = (s[2]) ? in1 + in2 : 0;
153     wire [31:0] ex3 = (s[3]) ? in1 - in2 : 0;
154     wire [31:0] ex4 = (s[4]) ? in1 ^ in2 : 0;
155     wire [31:0] ex5 = (s[5]) ? in1 | in2 : 0;
156     wire [31:0] ex6 = (s[6]) ? in1 & in2 : 0;
157     wire [31:0] ex7 = (s[7]) ? in1 << in2[4:0] : 0;
158     wire [31:0] ex8 = (s[8]) ? in1 >> in2[4:0] : 0;
159     wire [31:0] ex9 = (s[9]) ? sin1 >>> in2[4:0] : 0;
160     wire [31:0] ex10 = (s[10]) ? in2 : 0;
161     assign rslt = {31'd0, ex0} ^ {31'd0, ex1} ^
162         ex2 ^ ex3 ^ ex4 ^ ex5 ^ ex6 ^ ex7 ^ ex8 ^ ex9 ^ ex10;
163 endmodule
164
165 /*****/
166 module m_get_imm (ir, i, s, b, u, j, imm);
167     input wire [31:0] ir;
168     input wire i, s, b, u, j;
169     output wire [31:0] imm;
170     assign imm= (i) ? {{20{ir[31]}},ir[31:20]} :
171         (s) ? {{20{ir[31]}},ir[31:25],ir[11:7]} :
172         (b) ? {{20{ir[31]}},ir[7],ir[30:25],ir[11:8],1'b0} :
173         (u) ? {ir[31:12],12'b0} :
174         (j) ? {{12{ir[31]}},ir[19:12],ir[20],ir[30:21],1'b0} : 0;
175 endmodule
176
177 /*****/
178 module m_decode (
179     input wire [31:0] ir,
180     output wire [ 4:0] rd, rs1, rs2,
181     output wire      op_imm,
182     output wire [ 9:0] itype,
183     output wire [10:0] alu_c,
184     output wire [ 6:0] bru_c,
185     output wire [31:0] w_imm

```

```

185 );
186 wire [4:0] opcode5 = ir[6:2]; // use 5-bit, cause lower 2-bit are always 2'b11
187 wire j = (opcode5==5'b11011); // J-type
188 wire b = (opcode5==5'b11000); // B-type
189 wire s = (opcode5==5'b01000); // S-type
190 wire r = (opcode5==5'b01100); // R-type
191 wire u = (opcode5==5'b01101 || opcode5==5'b00101); // U-type
192 wire i = ~(j | b | s | r | u); // I-type
193
194 wire ja = (opcode5==5'b11001 || opcode5==5'b11011); // JAL, JALR insn
195 wire ld = (opcode5==5'b00000); // LB, LH, LW, LBU, LHU insn
196 wire mul = r & ir[25] & ir[14]; // MUL, MULH, MULHSU, MULHU insn
197 wire div = r & ir[25] & ir[14]; // DIV, DIVU, REM, REMU insn
198 wire reg_we = (ir[11:7]!0) && (!s && !b); // rd!=0 & (not store & not branch)
199 assign op_imm = (opcode5==5'b00100 || u | ja); // use immediate for rrs2, Note
200 assign rd = (reg_we) ? ir[11:7] : 5'd0;
201 assign rs1 = (!u && !j) ? ir[19:15] : 5'd0;
202 assign rs2 = (b | s | r) ? ir[24:20] : 5'd0;
203 assign itype = {div, mul, ld, ja, u, j, b, s, r, i};
204
205 wire [2:0] fct3 = ir[14:12]; // funct3
206 wire [6:0] fct7 = ir[31:25]; // funct7
207 wire [3:0] alu_op = (opcode5==5'b01100) ? {fct7[5], fct3} :
208 (opcode5==5'b00100) ? {(fct3==3'h5 & fct7[5]), fct3} : 4'hf;
209 /***** one-hot encoding of ALU control *****/
210 assign alu_c[0] = (alu_op==4'h3); // 'ALU_CTRL_SLTU
211 assign alu_c[1] = (alu_op==4'h2); // 'ALU_CTRL_SLT
212 assign alu_c[2] = (alu_op==4'h0 || u); // 'ALU_CTRL_ADD
213 assign alu_c[3] = (alu_op==4'h8); // 'ALU_CTRL_SUB
214 assign alu_c[4] = (alu_op==4'h4); // 'ALU_CTRL_XOR
215 assign alu_c[5] = (alu_op==4'h6); // 'ALU_CTRL_OR
216 assign alu_c[6] = (alu_op==4'h7); // 'ALU_CTRL_AND
217 assign alu_c[7] = (alu_op==4'h1); // 'ALU_CTRL_SLL
218 assign alu_c[8] = (alu_op==4'h5); // 'ALU_CTRL_SRL
219 assign alu_c[9] = (alu_op==4'hd); // 'ALU_CTRL_SRA
220 assign alu_c[10] = ja; // 'JAL, JALR
221 /***** one-hot encoding of branch control *****/
222 assign brn_c[0] = (b & fct3==3'b000); // BEQ
223 assign brn_c[1] = (b & fct3==3'b001); // BNE
224 assign brn_c[2] = (b & fct3==3'b100); // BLT
225 assign brn_c[3] = (b & fct3==3'b010); // BGE
226 assign brn_c[4] = (b & fct3==3'b110); // BLTU
227 assign brn_c[5] = (b & fct3==3'b111); // BGEU
228 assign brn_c[6] = ja; // JAL, JALR -> always taken
229
230 m_get_imm m_get_imm1 (ir, i, s, b, u, j, w_imm);
231 endmodule
232
233 /***** *****/
234 module m_imm (
235 input wire w_clk,
236 input wire w_we,
237 input wire [9:0] w_adr,
238 input wire [31:0] w_din,
239 output wire [31:0] w_dout
240 );
241 reg [31:0] mem [0:1023];
242 `ifndef SYNTHESIS
243 initial begin
244 include 'MEM_TXT
245 end
246 `endif
247
248 always @(posedge w_clk) if (w_we) mem[w_adr] <= w_din;
249 assign w_dout = mem[w_adr];
250 endmodule
251
252 /***** *****/
253 module m_dmem (
254 input wire w_clk,
255 input wire [3:0] w_we,
256 input wire [9:0] w_adr,
257 input wire [31:0] w_din,
258 output wire [31:0] w_dout
259 );
260 reg [31:0] mem [0:1023];
261 `ifndef SYNTHESIS
262 initial begin
263 include 'MEM_TXT
264 end
265 `endif
266
267 always @(posedge w_clk) begin
268 if (w_we[0]) mem[w_adr][7:0] <= w_din[7:0];
269 if (w_we[1]) mem[w_adr][15:8] <= w_din[15:8];
270 if (w_we[2]) mem[w_adr][23:16] <= w_din[23:16];
271 if (w_we[3]) mem[w_adr][31:24] <= w_din[31:24];
272 end
273 assign w_dout = mem[w_adr];
274 endmodule
275
276 `ifndef SYNTHESIS

```

```

277 /***** *****/
278 module m_top();
279 reg r_clk = 0;
280 initial forever #50 r_clk = ~r_clk;
281
282 wire w_uart_rx;
283 wire w_uart_tx;
284 m_main main1 (r_clk, w_uart_rx, w_uart_tx);
285 endmodule
286
287 module clk_wiz_0(
288 output wire w_clock_out,
289 output wire w_locked,
290 input wire w_clock_in
291 );
292 assign w_locked = 1;
293 assign w_clock_out = w_clock_in;
294 endmodule
295 /***** *****/
296 `define DONE_INIT 1
297 `else
298 `define DONE_INIT 0
299 `endif
300 /***** *****/
301 module m_main (
302 input wire w_clk, // 100MHz clock signal
303 input wire w_uart_rx, // UART rx, data line from PC to FPGA
304 output wire w_uart_tx // UART tx, data line from FPGA to PC
305 );
306 wire w_clk50m, locked;
307 clk_wiz_0 clk_wiz1 (w_clk50m, locked, w_clk);
308
309 reg r_rst = 1;
310 always @(posedge w_clk50m) r_rst <= ~locked;
311
312 reg core_rst = 1;
313 always @(posedge w_clk50m) core_rst <= (r_rst | r_done==0);
314
315 wire w_en;
316 wire [7:0] w_char;
317 m_uart_rx uart_rx1 (w_clk50m, w_uart_rx, w_char, w_en);
318
319 reg r_done = 'DONE_INIT;
320 reg r_we = 0;
321 reg [31:0] r_wcnt = 0, r_adr = 0, r_data = 0;
322 always @(posedge w_clk50m) if (r_done==0) begin
323 if(w_en) begin
324 r_adr <= r_wcnt;
325 r_data <= {w_char, r_data[31:8]};
326 r_we <= (r_wcnt[1:0]==3);
327 r_wcnt <= r_wcnt + 1;
328 end else begin
329 r_we <= 0;
330 if (r_wcnt>='MEM_SIZE) r_done <= 1;
331 end
332 end
333
334 wire [3:0] D_WE;
335 wire [31:0] I_IN, I_ADDR, D_IN, D_OUT, D_ADDR;
336 m_rvcore rvcore1 (w_clk50m, core_rst, I_IN, D_IN, I_ADDR, D_ADDR, D_OUT, D_WE);
337
338 m_imm imem1 (w_clk50m, r_we, r_done ? I_ADDR[11:2] : r_adr[11:2], r_data, I_IN);
339 m_dmem dmem1 (w_clk50m, {4{r_we}} | D_WE, r_done ? D_ADDR[11:2] : r_adr[11:2],
340 r_data, D_IN);
341
342 wire [1:0] tohost_cmd = ((D_ADDR==32'h40008000) && D_WE==4'hf) ? D_OUT[17:16] : 0;
343 wire [7:0] tohost_char = D_OUT[7:0];
344
345 reg [7:0] ubuf [0:4095];
346 reg [11:0] r_head=0, r_tail=0;
347 always @(posedge w_clk50m) if (core_rst==0 && tohost_cmd==1) begin
348 ubuf[r_tail] <= tohost_char;
349 r_tail <= r_tail + 1;
350 end
351
352 reg [31:0] r_cnt = 1;
353 always @(posedge w_clk50m) r_cnt <= (r_cnt>=('UART_CNT*12)) ? 1 : r_cnt + 1;
354
355 wire w_uart_we = ((core_rst==0) && (r_cnt==1) && (r_head!=r_tail));
356 wire w_uart_tx_t;
357 always @(posedge w_clk50m) if (core_rst==0 && w_uart_we) r_head <= r_head + 1;
358 m_uart_tx uart_tx1 (w_clk50m, w_uart_we, ubuf[r_head], w_uart_tx);
359
360 always @(posedge w_clk50m) begin ///// for simulation
361 if (tohost_cmd==1) $write("%c", tohost_char);
362 if (tohost_cmd==2) begin
363 $write("\nsimulation finished.\n");
364 $finish();
365 end
366 end
367 endmodule
368

```

```

369
370 /*****/
371 module m_uart_tx (
372     input wire    w_clk,      // 50MHz clock signal
373     input wire    w_we,      // write enable
374     input wire [7:0] w_din,   // data in
375     output wire    w_uart_tx // UART tx, data line from FPGA to PC
376 );
377     reg [8:0] r_buf = 9'b1_1111_1111;
378     reg [7:0] r_cnt = 1;
379     always @(posedge w_clk) begin
380         r_cnt <= (w_we) ? 1 : (r_cnt=='UART_CNT') ? 1 : r_cnt + 1;
381         r_buf <= (w_we) ? {w_din, 1'b0} : (r_cnt=='UART_CNT') ? {1'b1, r_buf[8:1]} : r_buf;
382     end
383     assign w_uart_tx = r_buf[0];
384 endmodule
385
386 /*****/
387 module m_uart_rx (
388     input wire    w_clk,      // 100MHz clock signal
389     input wire    w_rxd,     // UART rx, data line from PC to FPGA
390     output wire [7:0] w_char, // 8-bit data received
391     output reg     r_en = 0 // data enable
392 );
393     reg [2:0] r_detect_cnt = 0; /* to detect the start bit */
394     always @(posedge w_clk) r_detect_cnt <= (w_rxd) ? 0 : r_detect_cnt + 1;
395     wire w_detected = (r_detect_cnt>2);
396
397     reg     r_busy = 0; // r_busy is set while receiving 9-bits data
398     reg [3:0] r_bit = 0; // the number of received bits
399     reg [7:0] r_cnt = 0; // wait count for 1Mbaud
400     always@(posedge w_clk) r_cnt <= (r_busy==0) ? 1 : (r_cnt=='UART_CNT') ? 1 : r_cnt + 1;
401
402     reg [8:0] r_data = 0;
403     always@(posedge w_clk) begin
404         if (r_busy==0) begin
405             {r_data, r_bit, r_en} <= 0;
406             if (w_detected) r_busy <= 1;
407         end
408         else if (r_cnt>= 'UART_CNT) begin
409             r_bit <= r_bit + 1;
410             r_data <= {w_rxd, r_data[8:1]};
411             if (r_bit==8) begin r_en <= 1; r_busy <= 0; end
412         end
413     end
414     assign w_char = r_data[7:0];
415 endmodule
416 /*****/

```