

Course number: CSC.T433
School of Computing,
Graduate major in Computer Science

Advanced Computer Architecture

6. Instruction Level Parallelism: Instruction Fetch and Branch Prediction

www.arch.cs.titech.ac.jp/lecture/ACA/ Room No. W8E-308, Lecture (Face-to-face) Mon 13:30-15:10, Thr 13:30-15:10

Kenji Kise, Department of Computer Science kise _at_ c.titech.ac.jp


Exploiting Instruction Level Parallelism (ILP)

- A superscalar has to handle some flows efficiently to exploit ILP
 - Control flow (control dependence)
 - To execute *n* instructions per clock cycle, the processor has to fetch at least *n* instructions per cycle.
 - The main obstacles are branch instruction (BNE)
 - Prediction
 - Another obstacle is instruction cache
 - Register data flow (data dependence)
 - Out-of-order execution
 - Register renaming
 - Dynamic scheduling
 - Memory data flow
 - Out-of-order execution
 - Another obstacle is instruction cache

- (1) add x5, x1, x2
- (2) add x9, x5, x3
- (3) $1w \times 4$, 4(x7)
- (4) add x8, x9, x4



- (1) add x5, x1, x2
- (2) add x9, x5, x3
- (4) add x8, x9, x4




Hardware branch predictor

- A branch predictor is a digital circuit that tries to guess or predict which way (taken or untaken) a branch will go before this is known definitively.
 - A random predictor will achieve about a 50% hit rate because the prediction output is 1 (taken) or 0 (untaken).
 - Let's guess the accuracy.
 What is the accuracy of typical branch predictors for high-performance commercial processors?




rvcore_4s: 4-stage pipelining processor with data forwarding

The strategy is to separate the instruction fetch (IF) step, instruction decode (ID) step, and write back(WB) step, and other (EX, MA) steps. The first stage is named IF. The second stage is named ID. The third stage is named EX+. The last stage is named WB.



Why do branch instructions degrade IPC?


- The branch taken / untaken is determined in the execution (EX) stage
 of the branch.
- The conservative approach is stalling instruction fetch until the branch direction is determined.
 - It is too conservative to be practical.



2-way superscalar processor executing instruction sequence with a branch

Why do branch instructions degrade IPC?

- The branch taken / untaken is determined in the execution (EX+) stage
 of the branch.
- Prediction and speculation, then training
- Recovery when a prediction miss




2-way superscalar processor executing instruction sequence with a branch

Speculative execution performs some task that may not be needed. Work is done before it is known whether it is actually needed, so as to prevent a delay that would have to be incurred by doing the work after it is known that it is needed.


Why do branch instructions degrade IPC?

- The branch taken / untaken is determined in execution stage of the branch.
- Prediction and speculation, then training
- Recovery when a prediction miss
 - If it turns out a prediction miss, some results are ignored and some changes made by the speculative execution are recovered.



Instruction fetch unit of 2-way super-scalar

High-bandwidth instruction delivery using prediction, and speculation





Sample program: vector add (function v_add)

```
#define VSIZE 4
void v_add(int *A, int *B, int *C){
  for(i=0; i<VSIZE; i++)
    C[i] += (A[i] + B[i]);
}</pre>
```

Basic block contains a sequence of statement.

The flow of control enters at the beginning of the statement and leave at the end.






Predicting the branch outcome sequence of 1110 1110 1110 1110 ...

Simple branch predictor: 2-bit counter (2BC)

- It uses two bit register as a saturating counter.
- How to update the register
 - If the branch outcome is taken and the value is not 3, then increment the register.
 - If the branch outcome is untaken and the value is not 0, then decrement the register.
- Hot to predict
 - It predicts as 1 if the MSB of the register is one, otherwise predicts as 0.



Predicting the sequence of 1110 1110 1110 1110 1110 ... State of the counter 2333 2333 2333 2333 ...


Prediction 1111 1111 1111 1111 ...


Hit/Miss of the pred. HHHM HHHM HHHM HHHM

Sample program: vector add with two branches

```
#define VSIZE 4
void v_add(int *A, int *B, int *C){
  for(i=0; i<VSIZE; i++) {
    if(A[i]<0) error_routine();
    C[i] += (A[i] + B[i]);
  }
}</pre>
```


Basic block contains a sequence of statement. The flow of control enters at the beginning of the statement and leave at the end.





Predicting the sequence of **01010100** 01010100 01010100 ...

Sample program: vector add with two branches



Predicting the branch outcome sequence

01010100 01010100 01010100 ...

The B4's sequence


01010100 01010100 01010100 ...

The B2's sequence


01010100 01010100 01010100 ...



- Program has many static branch instructions. The behavior may depend on each branch. Use plenty of counters (PHT) and assign a counter for a branch instruction.
- How to predict
 - Select a 2-bit counter using PC, and it predicts 1 for taken if the MSB of the register is one; otherwise, it predicts 0 for untaken.
- How to update
 - Select a counter using PC, then update the counter in the same way as 2bit counter.



```
#define N 1024
              // Number of PHT entries
int pht[N]:
              // pattern history table
              // index of PHT
int idx:
void init predictor()
   for(int i=0; i<N; i++) pht[i] = 2;
int make_prediction(unsigned int pc)
   idx = (pc>>2) % N;
   return (pht[idx] & 0x2) ? 1 : 0;
void train predictor(unsigned int pc, int outcome)
   if(outcome==1 && pht[idx]<3) pht[idx]++;</pre>
   if(outcome==0 && pht[idx]>0) pht[idx]--;
int main()
             // branch prediction
   int pred;
   int outcome; // branch outcome (taken/untaken)
   init predictor();
   int pc = 0x20;
   for(int i=1; i<25; i++) {
      pred = make prediction(pc); /***** prediction *****/
      outcome = (i % 4) ? 1 : 0; /**** branch outcome: 111011101110... *****/
      printf("%4d: pc=%3x, idx=%d, cnt=%d, pred=%d, outcome=%d ",
           i, pc, idx, pht[idx], pred, outcome);
      train predictor(pc, outcome); /***** training *****/
      if(pred==outcome) printf("hit\n"); else printf("miss\n");
   return 0:
```



Predicting the branch outcome sequence 1110 1110 1110 1110 1110 ...


```
1: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
 2: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 3: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 4: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
 5: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
 6: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 7: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 8: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
 9: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
10: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
11: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
12: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
13: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
14: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
15: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
16: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
17: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
18: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
19: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
20: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
21: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
22: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
23: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
24: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
```

Predicting the sequence

The B4's sequence
State of the counter
Prediction
Hit/Miss or the pred.

The B2's sequence
State of the counter
Prediction
Hit/Miss or the pred.

01010100 01010100 01010100 ...
01010100 01010100 01010100 ...
2 1 0 0 0 0 0 0 0 0 0 0 0 ...
1 0 0 0 0 0 0 0 0 0 0 0 ...
M H H H H H H H H H H H H H ...
01010100 01010100 01010100 ...
2 3 3 3 2 3 3 3 2 3 3 3 ...
1 1 1 1 1 1 1 1 1 1 1 1 ...
H H H M H H H M H H H M ...



```
int make prediction(unsigned int pc)
   idx = (pc >> 2) \% N;
   return (pht[idx] & 0x2) ? 1 : 0;
void train predictor(unsigned int pc, int outcome)
   if(outcome==1 && pht[idx]<3) pht[idx]++;</pre>
   if(outcome==0 && pht[idx]>0) pht[idx]--;
int main()
               // branch prediction
   int pred;
   int outcome; // branch outcome (taken/untaken)
   init_predictor();
   int pc;
   for(int i=1; i<25; i++) {
      if(i\&1) \{ pc = 0x10; \} else \{ pc = 0x20; \}
      pred = make prediction(pc); /***** prediction *****/
      if(pc==0x10) {
          outcome = 0;
          outcome = (i/2 % 4) ? 1 : 0; /**** outcome: 111011101110... *****/
      printf("%4d: pc=%3x, idx=%d, cnt=%d, pred=%d, outcome=%d ",
            i, pc, idx, pht[idx], pred, outcome);
      train predictor(pc, outcome); /***** training *****/
      if(pred==outcome) printf("hit\n"); else printf("miss\n");
   return 0;
```

```
      The B4's sequence
      01010100 01010100 01010100 ...

      State of the counter
      01010100 01010100 01010100 ...

      Prediction
      1 0 0 0 0 0 0 0 0 0 0 0 0 ...

      Hit/Miss or the pred.
      M H H H H H H H H H H H H H H H ...

      The B2's sequence
      01010100 01010100 01010100 ...


      State of the counter
      2 3 3 3 2 3 3 3 2 3 3 3 ...

      Prediction
      1 1 1 1 1 1 1 1 1 1 1 1 ...

      Hit/Miss or the pred.
      H H H M H H H M H H H M ...
```

```
1: pc= 10, idx=4, cnt=2, pred=1, outcome=0 miss
 2: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
 3: pc= 10, idx=4, cnt=1, pred=0, outcome=0 hit
 4: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 5: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
 6: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
 7: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
 8: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
 9: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
10: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
11: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
12: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
13: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
14: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
15: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
16: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
17: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
18: pc= 20, idx=8, cnt=2, pred=1, outcome=1 hit
19: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
20: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
21: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
22: pc= 20, idx=8, cnt=3, pred=1, outcome=1 hit
23: pc= 10, idx=4, cnt=0, pred=0, outcome=0 hit
24: pc= 20, idx=8, cnt=3, pred=1, outcome=0 miss
```

Accuracy of simple predictors with 8KB HW budget



Benchmark for CBP(2004) by Intel MRL and IEEE TC uARCH.



An innovation in branch predictors in 1993

- Using branch history
 - global branch history
 - local branch history
- 2-level branch predictor and gshare
- Assume predicting the sequence 1110 1110 1110 1110 ...

1110111 0	adr	pred
1110111 0	000	
11101110 ?	001	
111011101 ?	010	
	011	1
1110111011 ?	100	
11101110111 ?	101	1
111011101110 ?	110	1
	111	0

Use the recent branch history as an address of a table.

Recommended Reading

Combining Branch Predictors

- Scott McFarling, Digital Western Research Laboratory
- WRL Technical Note TN-36, 1993


A quote:

"In this paper, we have presented two new methods for improving branch prediction performance. First, we showed that using the bitwise exclusive OR of the global branch history and the branch address to access predictor counters results in better performance for a given counter array size."




Gshare (TR-DEC 1993)

- How to predict
 - Using the exclusive OR of the global branch history and PC to access PHT, then MSB of the selected counter is the prediction.
- How to update
 - Shifting BHR one bit left and update LSB by branch outcome in IF stage.
 - Update the used counter in the same way as 2BC in WB stage.



Bi-Mode (MICRO 1997)

- A choice predictor (bimodal) is used as a meta-predictor
- How to predict
 - Like gshare, both of Taken PHT and Untaken PHT make two predictions.
 - Select one among them by the choice predictor which tracks the global bias of a branch.
- How to update
 - The used PHT is updated in the same way as 2BC.
 - Choice predictor is updated in the same way as bimodal.



To go beyond gshare

- Using branch history
 - global branch history
 - local branch history
- 2-level branch predictor and gshare
- Assume predicting the sequence 1110 1110 1110 1110 ...

```
      11101110
      ?

      111011101
      ?

      1110111011
      ?

      11101110111
      ?

      111011101110
      ?
```



Recommended Reading

- Dynamic branch prediction with perceptrons
 - Daniel A. Jimenez, Calvin Lin (The University of Texas at Austin)
 - HPCA-7, pp. 197-206 (2001)

Hardware budget	History Length		
in kilobytes	gshare	bi-mode	perceptron
1	6	7	12
2	8	9	22
4	8	11	28
8	11	13	34
16	14	14	36
32	15	15	59
64	15	16	59
128	16	17	62
256	17	17	62
512	18	19	62

Table 1: Best History Lengths. This table shows the best amount of global history to keep for each of the branch prediction schemes.





Figure 3: Hardware Budget vs. Prediction Rate on SPEC 2000. The perceptron predictor is more accurate than the two PHT methods at all hardware budgets over one kilobyte.

- How to predict
 - Select one perceptron by PC
 - Compute y using the equation. It predicts 1 if y>=0, predicts 0 if y<0
 - x is branch history. xi is either -1, meaning not taken or 1, meaning taken
- How to update
 - Train the weights of used perceptron when the prediction miss or |y| < T (Threshold)

if
$$\operatorname{sign}(y_{out}) \neq t \text{ or } |y_{out}| \leq \theta$$
 then for $i \coloneqq 0$ to n do $w_i \coloneqq w_i + tx_i$ end for end if






Table of Perceptrons (w)

- How to predict
 - Select one perceptron by PC
 - Compute y using the equation. It predicts 1 if y>=0, predicts 0 if y<0
 - x is branch history. xi is either -1, meaning not taken or 1, meaning taken
- How to update
 - Train the weights of used perceptron when the prediction miss or |y| < T (Threshold)

```
if \operatorname{sign}(y_{out}) \neq t \text{ or } |y_{out}| \leq \theta \text{ then} for i \coloneqq 0 \text{ to } n \text{ do} w_i := w_i + t x_i end for
```

$$y = w_0 + \sum_{i=1}^n x_i w_i.$$

```
Number of weights (without bias) of perceptron: 4
Theta: 21.720
   1: Wn-W0 = 0
                       0 0 : bhr=0000: y= 0, p=1 : out=1 : hit
   2: Wn-W0 = -1 -1 -1 -1 1 : bhr=0001: y= 3, p=1 : out=1 : hit
   3: Wn-W0 = -2 -2 -2 0
                             2 : bhr=0011: v=4, p=1 : out=1 : hit
   4: Wn-W0 = -3 -3 -1 1 3 : bhr=0111: y= 3, p=1 : out=0 : miss
  5: Wn-W0 = -2 -4 -2 0 2 : bhr=1110: y= -6, p=0 : out=1 : miss
   6: Wn-W0 = -1 -3 -1 -1
                             3 : bhr=1101: y= -1, p=0 : out=1 : miss
                             4 : bhr=1011: y= 4, p=1 : out=1 : hit
                             5 : bhr=0111: y= 1, p=1 : out=0 : miss
   9: Wn-W0 =
                             4 : bhr=1110: y= 0, p=1 : out=1 : hit
                             5 : bhr=1101: y= 5, p=1 : out=1 : hit
  11: Wn-W0 =
                             6 : bhr=1011: y= 10, p=1 : out=1 : hit
  12: Wn-W0 =
              5 - 3 - 1  1 7 : bhr=0111: y= -1, p=0 : out=0 : hit
                             6 : bhr=1110: y= 6, p=1 : out=1 : hit
  13: Wn-W0 =
              7 -3 -1 -1 7 : bhr=1101: y= 11, p=1 : out=1 : hit
  15: Wn-W0 =
                             8 : bhr=1011: y= 16, p=1 : out=1 : hit
  16: Wn-W0 =
                             9: bhr=0111: y=-3, p=0: out=0: hit
 17: Wn-W0 = 10 -4 -2 0 8: bhr=1110: y=12, p=1: out=1: hit
 18: Wn-W0 = 11 -3 -1 -1 9: bhr=1101: y=17, p=1: out=1: hit
  19: Wn-W0 = 12 - 2 - 2 0 10 : bhr=1011: y= 22, p=1 : out=1 : hit
  20: Wn-W0 = 12 - 2 - 2 0 10 : bhr=0111: y= -6, p=0 : out=0 : hit
  21: Wn-W0 = 13 -3 -3 -1 9: bhr=1110: y=17, p=1: out=1: hit
 22: Wn-W0 = 14 - 2 - 2 - 2 10: bhr=1101: y=22, p=1: out=1: hit
  23: Wn-W0 = 14 - 2 - 2 - 2 10: bhr=1011: y=22, p=1: out=1: hit
  24: Wn-W0 = 14 - 2 - 2 - 2  10: bhr=0111: y=-10, p=0: out=0: hit
  25: Wn-W0 = 15 -3 -3 -3 -3 + 9 : bhr=1110: y= 21, p=1 : out=1 : hit
  26: Wn-W0 = 16 - 2 - 2 - 4  10 : bhr=1101: y= 22, p=1 : out=1 : hit
 27: Wn-W0 = 16 -2 -2 -4 10: bhr=1011: y=22, p=1: out=1: hit
  28: Wn-W0 = 16 - 2 - 4 - 10: bhr=0111: y=-14, p=0: out=0: hit
  29: Wn-W0 = 17 -3 -3 -5 9: bhr=1110: y=25, p=1: out=1: hit
```

```
/* perceptron based branch predictor Version v2024-12-26a
/* Copyright (c) 2024 Archlab. Science Tokyo
/* Released under the MIT license https://opensource.org/licenses/mit
#include <stdio.h>
#define N 4
                           // Number of weights of perceptron, default 28
#define BitsInWeight 8
                           // Number of bits in a weight
#define MAXVAL 127
                           // max value of a weight
#define MINVAL -128
                           // min value of a weight
#define NPerceptron (1024)
                          // the number of perceptrons
#define ThetaMax (N * 1.93 + 14) // Threshold max value
#define ThetaMin (-1 * ThetaMax) // Threshold min value
int perceptron[NPerceptron][N+1]; // perceptron table
int bhr:
                           // global branch history register
int idx;
                           // index of perceptron table
                           // weighted sum with bias
int y;
int prediction;
                           // prediction of taken/untaken
void init predictor()
   for(int i=0; i<NPerceptron; i++){</pre>
      for(int j=0; j<=N; j++){
         perceptron[i][j] = 0;
   bhr = 0;
int make prediction(unsigned int pc)
   idx = (pc>>2) % NPerceptron;
   y = perceptron[idx][0];
   for(int i=1; i<=N; i++){
      if((bhr >> (i-1)) & 1) y += perceptron[idx][i];
      else
                         y -= perceptron[idx][i];
   prediction = (v >= 0) ? 1 : 0;
   return prediction;
```

```
void train predictor(unsigned int pc, int outcome)
   if(outcome != prediction || ((y < ThetaMax) && (y > ThetaMin))){
       int *bias = &perceptron[idx][0];
       if(outcome==1 && (*bias < MAXVAL)) *bias = *bias + 1;</pre>
       if(outcome==0 && (*bias > MINVAL)) *bias = *bias - 1;
       for(int i=1; i <=N; i++){
           if(((bhr >> (i-1)) & 1)==outcome){
               if (perceptron[idx][i] < MAXVAL) perceptron[idx][i]++;</pre>
           else{
               if (perceptron[idx][i] > MINVAL) perceptron[idx][i]--;
   bhr = (bhr << 1) | outcome;</pre>
int main()
                 // branch prediction
   int pred;
   int outcome; // branch outcome (taken/untaken)
   init predictor();
    printf("Number of weights (without bias) of perceptron: %d\u00e4n", N);
    printf("Theta: %7.3f\u00e4n", ThetaMax);
   int pc = 0x2000;
   for(int i=1; i<30; i++) {
       pred = make prediction(pc); /***** prediction *****/
       printf("%4d: Wn-W0 = ", i);
       for(int i=N; i>=0; i--) printf("%3d ", perceptron[idx][i]);
       outcome = (i % 4) ? 1 : 0; /***** branch outcome: 111011101110... *****/
       printf(": bhr=");
       for(int j=N-1; j>=0; j--){
           printf("%d", ((bhr>>j) & 1));
       printf(": y=%3d, p=%d : out=%d : ", y, pred, outcome);
       train_predictor(pc, outcome); /**** training *****/
       if(pred==outcome) printf("hit\u00e4n"); else printf("miss\u00e4n");
   return 0;
```




The Neural Network in Your CPU

Sun, Aug 6, 2017

Machine learning and artificial intelligence are the current hype (again). In their new Ryzen processors, AMD advertises the Neural Net Prediction. It turns out this is was already used in their older (2012) Piledriver architecture used for example in the AMD A10-4600M. It is also present in recent Samsung processors such as the one powering the Galaxy S7. What is it really?

The basic idea can be traced to a paper from Daniel Jimenez and Calvin Lin "Dynamic Branch Prediction with Perceptrons", more precisely described in the subsequent paper "Neural methods for dynamic branch prediction". Branches typically occur in if-then-else statements. Branch prediction consists in guessing which code branch, the then or the else, the code will execute, thus allowing to precompute the branch in parallel for faster evaluation.

Jimenez and Lin rely on a simple single-layer perceptron neural network whose input are the branch outcome (global or hybrid local and global) histories and the output predicts which branch will be taken. In reality, because there is a single layer.




https://www.anandtech.com/Gallery/Album/5197#18

https://chasethedevil.github.io/post/the_neural_network_in_your_cpu/




Branch predictors based on pattern matching

- Find the longest matching pattern (green rectangle)
- Select the proper matching length or long matching pattern (blue rectangle)
- Count the number of 0 and the number of 1 after the long matting patterns (red rectangle), then predict by majority vote.



Partial Pattern Matching, PPM or TAGE (CBP 2004)




Partial Pattern Matching, PPM or TAGE (CBP 2004)



https://www.amd.com/en/technologies/zen-core

Prediction accuracy

- The accuracy of 4KB Gshare is about 93%.
- The accuracy of 4KB PPM is about 97%.



Recommended Reading

- Prophet-Critic Hybrid Branch Prediction
 - Ayose Falcon, UPC, Jared Stark, Intel, Alex Ramirez, UPC, Konrad Lai, Intel, Mateo Valero
 - ISCA-31 pp. 250-261 (2004)

Prophet/Critic Hybrid Branch Prediction

Ayose Falcón § Jared Stark ‡ Alex Ramirez § Konrad Lai ‡ Mateo Valero §

§ Computer Architecture Department Universitat Politècnica de Catalunya {afalcon, aramirez, mateo}@ac.upc.es ‡ Microarchitecture Research Lab Intel Corporation {jared.w.stark, konrad.lai}@intel.com

Abstract

This paper introduces the prophet/critic hybrid conditional branch predictor, which has two component predictors that play the role of either prophet or critic. The prophet is a conventional predictor that uses branch history to predict the direction of the current branch. Further ac-

frequency (and hence voltage) and still meet its performance target, and reduces energy consumption by reducing the work wasted on misspeculation.

In addition, the branch predictor is not tightly coupled with the microarchitecture, making it relatively simple to replace with a better one, so that an improved version of

32

A quote from Introduction (1/2)

Conventional predictors are analogous to a taxi with just one driver.

He gets the passenger to the destination using knowledge of the roads acquired from previous trips; i. e., using history information stored in the predictor's memory structures.

When he reaches an intersection, he uses this knowledge to decide which way to turn.

The driver accesses this knowledge in the context of his current location.

Modern branch predictors access it in the context of the current location (the program counter) plus a history of the most recent decisions that led to the current location.



A quote from Introduction (2/2)


Prophet/critic hybrids are analogous to a taxi with two drivers: the front-seat and the back-seat. The front-seat driver has the same role as the driver in the single-driver taxi. This role is called the prophet.


The back-seat driver has the role of critic. She watches the turns the prophet makes at intersections. She doesn't say anything unless she thinks he's made a wrong turn. When she thinks he's made a wrong turn, she waits until he's made a few more turns to be certain they are lost. (Sometimes the prophet makes turns that initially look questionable, but, after he makes a few more turns, in hindsight appear to be correct.) Only when she's certain does she point out the mistake.

To recover, they backtrack to the intersection where she believes the wrong-turn was made and try a different direction.



Prophet-Critic Hybrid Branch Prediction








Figure 5. Effect of varying the number of future bits used by the critic on prediction accuracy for selected benchmarks. (prophet: 8KB perceptron; critic: 8KB tagged gshare)

(c) Prophet: perceptron; Critic: tagged gshare



Course number: CSC.T433 School of Computing, Graduate major in Computer Science

Advanced Computer Architecture

Mid-term report



Kenji Kise, Department of Computer Science kise _at_ c.titech.ac.jp

Mid-term report

- 1. Please submit your mid-term report describing your answers to questions 1 and 2 in a PDF file via E-mail (kise [at] c.titech.ac.jp) by January 9, 2024
 - E-mail title should be "Report of Advanced Computer Architecture"
- 2. Please submit the report in 8 pages or less on A4 size PDF file, including the cover page.
- 3. You can discuss it with your colleague, but try to solve the questions yourself. Enjoy!



1. RISC-V assembly programming

 Write RISC-V assembly code asm1.s by hand compiling code1.c below. Use Venus RISC-V editor and simulator to show that the output of the code you wrote is correct.

```
int sum = 0;
int i, j;
for (i=1; i=<100; i=i+2)
  for (j=1; j=<100; j++) sum += (j+i);


code1.c</pre>
```

Write RISC-V assembly code asm2.s by hand compiling code2.c below.
 Use Venus RISC-V editor and simulator to show that the output of the code you wrote is correct.

code2.c

2. three-stage pipelining processor

- Describe a 3-stage pipelining scalar processor (rvcore_3s) in Verilog HDL. The report should include the description of module m_rvcore_3s.
- Verify the described code by compaing vefiry.txt generated by simulations of rvcore1 and rvcore_3s.



2. three-stage pipelining processor

- login the gateway server of ACRi room with your username
 - ssh username@gw.acri.c.titech.ac.jp
- login a compute server of ACRi room, select one among vs100, vs200, vs300, and vs400
 - ssh vs300
- copy the project directory to your working directory
 - cd
 - mkdir -p aca
 - cd aca
 - cp -r /home/tu_kise/aca/rvcore_2s/ .
 - cp -r /home/tu_kise/aca/rvcore_3s/ .
- simulate and test two-stage pipelining processor
 - cd rvcore_2s
 - make
 - make run
- implement your three-stage pipelining processor, simulate it, and vefity it
 - cd ~/aca/rvcore_3s
 - emacs proc1.v (please use your favorit text editor)
 - make
 - make run
 - diff verify.txt ../rvcore_2s/verify.txt

