Fiscal Year 2024

Ver. 2024-12-16a

Course number: CSC.T433 School of Computing, Graduate major in Computer Science

# Advanced Computer Architecture

3. HDL, single-cycle processor

www.arch.cs.titech.ac.jp/lecture/ACA/ Room No. W8E-308, Lecture (Face-to-face) Mon 13:30-15:10, Thr 13:30-15:10

Kenji Kise, Department of Computer Science kise \_at\_ c.titech.ac.jp

# Sample circuit 2

• 2-bit counter as a sample sequential circuit





<pre>`timescale 1ns/100ps</pre>
<pre>module top();</pre>
<pre>reg r_clk = 0;</pre>
always #50 r_clk = ~r_clk;
<pre>reg r_rst = 1;</pre>
always @(posedge r_clk) r_rst <= 0;
wire [1:0] w_cnt;
<pre>m_counter m1 (r_clk, r_rst, w_cnt);</pre>
initial begin \$dumpfile("dump.vcd"); \$dumpvars(0); end
initial #800 \$finish;
endmodule
module m_counter (
input wire w_clk,
input wire w_rst,
output wire [1:0] w_cnt
);
reg [1:0] r_cnt;
always@(posedge w_clk) r_cnt <= (w_rst) ? 0 : r_cnt + 1;
assign w_cnt = r_cnt;
endmodule



#### CSC.T433 Advanced Computer Architecture, Department of Computer Science, Science Tokyo

#### D flip-flop [edit]

Register (D flip-flop)

The D flip-flop is widely used, and known as a "data" flip-flop. The D flip-flop captures the value of the D-input at a definite portion of the clock cycle (such as the rising edge of the clock). That captured value becomes the Q output. At other times, the output Q does not change.<sup>[23][24]</sup> The D flip-flop can be viewed as a memory cell, a zero-order hold, or a delay line.<sup>[25]</sup>

Truth table:

Wikipedia

Clock	D	<b>Q</b> <sub>next</sub>
Rising edge	0	0
Rising edge	1	1
Non-rising	Х	Q

(X denotes a *don't care* condition, meaning the signal is irrelevant)

#### Timing parameters [edit]

The input must be held steady in a period around the rising edge of the clock known as the aperture. Imagine taking a picture of a frog on a lily-pad.<sup>[28]</sup> Suppose the frog then jumps into the water. If you take a picture of the frog as it jumps into the water, you will get a blurry picture of the frog jumping into the water—it's not clear which state the frog was in. But if you take a picture while the frog sits steadily on the pad (or is steadily in the water), you will get a clear picture. In the same way, the input to a flip-flop must be held steady during the **aperture** of the flip-flop.

**Setup time** is the minimum amount of time the data input should be held steady **before** the clock event, so that the data is reliably sampled by the clock.

**Hold time** is the minimum amount of time the data input should be held steady **after** the clock event, so that the data is reliably sampled by the clock.







#### m\_rvcore (RV32I, single-cycle processor)

- around 40MHz operating frequency for Arty A7 FPGA board
- Ib, Ibu, Ih, Ihu, sb, sh are not supported



#### Steps in processing an instruction

• IF: Instruction Fetch

fetch an instruction from instruction memory or instruction cache

- ID: Instruction Decode decode an instruction and read input operands from register file
- EX: Execution perform operation, calculate an address of lw/sw
- MEM: Memory Access access data memory or data cache for lw/sw
- WB: Write Back write operation result and loaded data to register file



#### Sample assembly code in RISC-V

- sample assembly code in the instruction memory
- the leftmost number is the instruction memory address where the instruction is stored
- the first register x0 is zero register with hardwiring 0

0x00 L1: add	li x5, <mark>x0</mark> , 2	# x5 = 2	0x00200293
0x04 add	li x6, <mark>x0</mark> , 3	# x6 = 3	0x00300313
0x08 add	x7, x5, x6	# x7 = x5 + x6 = 5	0x006283B3
0x0c sw	x7, 32( <mark>x0</mark> )	# mem[0 + 32] = x7 = 5	0x02702023
0x10 lw	x8, 32( <mark>x0</mark> )	# x8 = mem[0 + 32]	0x02002403
0x14 add	x9, x8, x5	# x9 = x8 + x5 = 7	0x005404B3
0x18 bne	x5, x6, L1	<pre># go to L1 if x5!=x6</pre>	0xFE6294E3





• cycle count 0 (cc0) at 50nsec







executing addi x5, x0, 2 of address 0x00



0x00	L1:	addi	x5,	x0,	2	#	x5 = 2	
0x04		addi	x6,	x0,	3	#	x6 = 3	•
0x08		add	x7,	x5,	x6	#	x7 = x5 + x6 = 5	•
0x0c		SW	x7,	32()	<mark>×0</mark> )	#	mem[0 + 32] = x7 = 5	
0x10		lw	x8,	32()	x0)	#	x8 = mem[0 + 32]	
0x14		add	x9,	x8,	x5	#	x9 = x8 + x5 = 7	
0x18		bne	x5,	x6,	L1	#	go to L1 if x5!=x6	

- cycle count 2 (cc2) at 250nsec
- executing addi x6, x0, 3 of address 0x04





- cycle count 3 (cc3) at 350nsec
- executing add x7, x5, x6 of address 0x08



0x00 L1	: addi x5, <mark>x0</mark> , 2	# x5 = 2
0x04	addi x6, <mark>x0</mark> , 3	# x6 = 3
0x08	add x7, x5, x	6 # x7 = x5 + x6 = 5
0x0c	sw x7, 32( <mark>x0</mark>	) # mem[0 + 32] = x7 = 5
0x10	lw x8, 32( <mark>x0</mark>	)
0x14	add x9, x8, x	5 # x9 = x8 + x5 = 7
0x18	bne x5, x6, L	1  # go to L1 if x5!=x6

- cycle count 4 (cc4) at 450nsec
- executing
   sw x7, 32(x0)
   of address 0x0c







- cycle count 6 (cc6) at 650nsec
- executing add x9, x8, x5 of address 0x14



0x00 L1	.: addi x5, <mark>x0</mark> , 2	# x5 = 2
0x04	addi x6, <mark>x0</mark> , 3	# x6 = 3
0x08	add x7, x5, x6	# x7 = x5 + x6 = 5
0x0c	sw x7, 32( <mark>x0</mark> )	# mem[0 + 32] = x7 = 5
0x10	lw x8, 32( <mark>x0</mark> )	# x8 = mem[0 + 32]
0x14	add x9, x8, x5	# x9 = x8 + x5 = 7
0x18	bne x5, x6, L1	# go to L1 if x5!=x6

- cycle count 7 (cc7) at 750nsec
- executing
   bne x5, x6, L1
   of address 0x18





• Draw the block diagram of pvcore1 and write the line number of source code where that hardware is described.



#### m\_rvcore (RV32I, single-cycle processor)

```
/***** subset of RV32I where LB, LH, LBU, LHU, SB, SH are not supported
                                                                                         *****
22
    23
    module m rvcore ( //// RVCore Simple Version
24
        input wire
                           wclk, // clock signal
25
        input wire
                           wrst, // reset signal
26
        output wire [31:0] D_ADDR, // data memory, address
27
        output wire [31:0] D OUT, // data memory, output data
28
29
                           D<sup>-</sup>WE // data memory, write enable
        output wire
30
31
            [31:0] r pc;
        reg
                    w_jalr, w_op im, w b rslt;
        wire
32
33
34
35
36
37
        wire [9:0] witype;
        wire [10:0] w alu c;
        wire [6:0] w_bru_c;
       wire [4:0] w rs1, w rs2, w rd;
        wire [31:0] w_ir, w_rrs1, w_rrs2_t, w_rrs2, w_imm_t, w_imm;
        wire [31:0] warslt, wrslt, wtkn pc, wldd;
38
39
       m imem imem1 (w clk, r pc, w ir);
40
41
42
43
44
45
46
47
        <u>m decoder decoder1 (r pc, w ir, w rd, w rs1, w rs2,</u>
                            w_op_im, w_itype, w_jalr, w_alu_c, w_bru_c, w_imm_t, w_imm);
       m regfile regfile1 (w clk, w rs1, w rs2, w rrs1, w rrs2 t, w rd, w rs1t);
        assign w rrs2 = (w op im) ? w imm : w rrs2 t;
       malualu1 (w rrs1, w rrs2, w alu c, w a rslt);
49
50
52
55
55
55
55
55
55
55
55
55
55
55
57
       mbru bru0 (wīrrs1, wīrrs2, wībruīc, wībīrslt);
        assign D ADDR = w rrs1 + w imm;
        assign D_OUT = w_rrs2;
        assign D WE = w itype[`D <u>S TYPE];</u>
       m dmem dmem1 (w cTk, D WE, D ADDR, D OUT, w Idd);
        assign w rslt = (w itype[`D LD IS]) ? w ldd : w a rslt;
        assign w_tkn_pc = ((w_jalr) ? w_rrs1 : r_pc) + w_imm_t;
        always @(posedge w clk) r pc <= (w rst) ? START PC : (w b rslt) ? w tkn pc : r pc + 4;
58
59
    endmodule
```

#### Simulation in the ACRi room environment

\$ cd \$ mkdir aca \$ cd aca \$ cp /home/tu\_kise/aca/circuit1.v . \$ iverilog circuit1.v \$ ./a.out \$ /usr/bin/gtkwave dump.vcd

\$ cd \$ cd aca \$ cp -r /home/tu\_kise/aca/rvcore1 . \$ cd rvcore1 \$ make \$ make run



### Single-cycle implementation of processors

 Single-cycle implementation also called single clock cycle implementation is the implementation in which an instruction is executed in one clock cycle. While easy to understand, it is too slow to be practical. It is useful as a baseline for lectures.



### Single-cycle implementation of laundry

- (A) Ann, (B) Brian, (C) Cathy, and (D) Don each have dirty clothes to be washed, dried, folded, and put away, each taking 30 minutes.
- The cycle time (the time from the end of one load to the end of the next one) is 2 hours.
- For four loads, the sequential laundry takes 8 hours.



# Single-cycle implementation and pipelining

- When the washing of load A is finished at 6:30 p.m., another washing of load B starts.
- Pipelined laundry takes 3.5 hours just using the same hardware resources. The cycle time is 30 minutes.
- What is the latency (execution time) of each load?





### Clock rate is mainly determined by

- Switching speed of gates (transistors)
- The number of levels of gates
  - The maximum number of gates cascaded in series in any combinational logics.
  - In this example, the number of levels of gates is 3.
- Wiring delay and fanout



# Pipelining example: multiply-add operation (1)

- As an example of pipelining, we will see a multiply-add circuit.
- r\_b, r\_c are input registers and r\_y is output register of the circuit.
- This has two paths named path1 and path2, and path1 is the critical path to determine the maximum operating frequency.







# Pipelining example: multiply-add operation (2)

- By inserting register r\_d, the critical path can be divided into Path3 and Path4.
- As a result, the new critical path becomes Path3.
- This has the disadvantage that input b and c in the same clock cycle cannot be processed.





# Pipelining example: multiply-add operation (3)

- To overcome this drawback, we insert register r\_e.
- This realizes a pipeline with stages 1 and 2.
   A set of registers between two adjacent stages are called a pipeline register.



(a) original multiply-add circuit

