


Fiscal Year 2019


Ver. 2019-12-08a



Course number: CSC.T433
School of Computing,
Graduate major in Computer Science

Advanced Computer Architecture

3. Memory Hierarchy Design




www.arch.cs.titech.ac.jp/lecture/ACA/
Room No.W936
Mon 13:20-14:50, Thr 13:20-14:50

Kenji Kise, Department of Computer Science
kise_at_c.titech.ac.jp


Datapath of single-cycle processor supporting ADD

IR[25:21]		IR[20:16]		IR[15:11]	
op	rs	rt	rd	shamt	funct
0x800	add \$t0, \$s1, \$s2		[add \$8, \$17, \$18]		




\$17 = 3
\$18 = 4

Datapath of processor supporting **ADD** and **ADDI**



\$8 = 7

Waveform of proc02



```

add $0, $0, $0 # NOP {6'h0, 5'd0, 5'd0, 5'd0, 5'd0, 6'h20}
addi $t0, $zero, 3 # {6'h8, 5'd0, 5'd8, 16'd3}
addi $t1, $zero, 5 # {6'h8, 5'd0, 5'd9, 16'd5}
add $t2, $t0, $t1 # {6'h0, 5'd8, 5'd9, 5'd10, 5'd0, 6'h20}
    
```



MIPS R3000 Instruction Set Architecture (ISA)

- Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
 - coprocessor
- Memory Management
- Special

Registers

R0 - R31

PC

HI


LO

3 Instruction Formats: **all 32 bits wide**


OP	rs	rt	rd	shamt	funct	R format
OP	rs	rt	immediate			I format
OP	jump target (immediate)					J format

Machine Language - **Load** Instruction

- Load/Store Instruction Format (**I** format):



$$24_{10} + \$s2 =$$
$$\begin{array}{r} \dots 0001\ 1000 \\ + \dots 1001\ 0100 \\ \hline \dots 1010\ 1100 = 0x120040ac \end{array}$$



Exercise

- Compiling an Assignment When an Operand Is in Memory
- $g = h + A[8];$
- Let's assume that A is an array of 100 words and the compiler has associated the variable g and h with the registers $\$s1$ and $\$s2$ as before. Let's also assume that the starting address, or base address, of the array is in $\$s3$. Compile this C assignment statement.



MIPS Memory Access Instructions

- MIPS has two basic **data transfer** instructions for accessing memory

lw \$t0, 4(\$s3) #load word from memory

sw \$t0, 8(\$s3) #store word to memory

- The data is loaded into (lw) or stored from (sw) a register in the register file – a 5 bit address
- The memory address – a 32 bit address – is formed by adding the contents of the **base address register** to the **offset** value
 - A 16-bit field meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register
 - Note that the offset can be positive or negative



Exercise



- Compiling Using Load and Store
- $A[12] = h + A[8];$
- Assume variable h is associated with register $\$s2$ and base address of the array A is in $\$s3$. What is the MIPS assembly code for the C assignment statement?




Instruction Level Parallelism (ILP)


lw	\$t0, 32(\$s3)	(1)
add	\$t0, \$s2, \$t0	(2)
sw	\$t0, 48(\$s3)	(3)
lw	\$t1, 32(\$s4)	(4)

Diagram illustrating Instruction Level Parallelism (ILP) with four instructions and their dependencies:

- Instruction (1): `lw $t0, 32($s3)`
- Instruction (2): `add $t0, $s2, $t0` (depends on (1))
- Instruction (3): `sw $t0, 48($s3)` (depends on (2))
- Instruction (4): `lw $t1, 32($s4)` (depends on (3))


Arrows indicate dependencies: a blue arrow from (1) to (2), a blue arrow from (2) to (3) labeled "data dependency", and a red arrow from (3) to (4) labeled "ambiguous data dependency". A red arrow points from the `$t0` in instruction (3) to the `$t0` in instruction (2), with a red question mark next to it.





A Typical Memory Hierarchy


- By taking advantage of **the principle of locality**
 - Present **much memory** in the **cheapest technology**
 - at **the speed of fastest technology**



TLB: Translation Lookaside Buffer

MIPS Direct Mapped Cache Example


- One word/block, cache size = 1K words (4KB)



What kind of locality are we taking advantage of?

Multiword Block Direct Mapped Cache


- Four words/block, cache size = 1K words (4KB)




What kind of locality are we taking advantage of?

Four-Way Set Associative Cache


- $2^8 = 256$ sets each with four ways (each with one block)



Cache Associativity & Replacement Policy



Bookshelf



Desk




Costs of Set Associative Caches

- N-way set associative cache costs
 - N comparators (delay and area)
 - MUX delay (set selection) before data is available
 - Data available after set selection and Hit/Miss decision.
- When a miss occurs,
which way's block do we pick for replacement ?
 - **Least Recently Used (LRU):**
the block replaced is the one that has been unused for the longest time
 - Must have hardware to keep track of when each way's block was used
 - For 2-way set associative, takes **one bit per set** → set the bit when a block is referenced (and reset the other way's bit)
 - **Random**



Recommended Reading

- **Emulating Optimal Replacement with a Shepherd Cache**
 - Kaushik Rajan, Govindarajan Ramaswamy, Indian Institute of Science
 - MICRO-40, pp. 445-454, 2007
 - Session 8: Cache Replacement Policies




- **A quote:**

"The inherent temporal locality in memory accesses is filtered out by the L1 cache. As a consequence, an L2 cache with LRU replacement incurs significantly higher misses than the optimal replacement policy (OPT). We propose to narrow this gap through a novel replacement strategy that mimics the replacement decisions of OPT."



Memory Hierarchy Design

Memory Hierarchy




L2 and lower caches

- Objective : Need to reduce expensive memory accesses
 - Design : Large size, Higher associativity, Complex design
 - Problem : Do not interact with program directly and observe filtered temporal locality
-
- High Associativity \Rightarrow replacement policy crucial to performance
 - L1 cache services temporal accesses \Rightarrow Lack of temporal accesses at L2 \Rightarrow LRU replacement inefficient
 - Replacement decisions are taken off the processor critical path

LRU has room for improvement

LRU vs OPT



MPKI for SPEC2000 suite, Benchmarks with MPKI < 5 not plotted but count towards average

Huge performance gap between LRU and OPT
OPT at half the size preferable to LRU at double the size

MPKI: Miss Per Kilo Instructions

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

OPT: Optimal Replacement Policy

The Optimal Replacement Policy

- 1 **Replacement Candidates** : On a miss any replacement policy could either choose to replace any of the lines in the cache or choose not to place the miss causing line in the cache at all.
- 2 **Self Replacement** : The latter choice is referred to as a self-replacement or a cache bypass

Optimal Replacement Policy

On a miss replace the candidate to which an access is least imminent [Belady1966,Mattson1970,McFarling-thesis]

- 3 **Lookahead Window** : Window of accesses between miss causing access and the access to the least imminent replacement candidate. Single pass simulation of OPT make use of lookahead windows to identify replacement candidates and modify current cache state [Sugumar-SIGMETRICS1993]


Example of Optimal Replacement Policy



Understanding OPT


Access Sequence	A ₅	A ₁	A ₆	A ₃	A ₁	A ₄	A ₅	A ₂	A ₅	A ₇	A ₆	A ₈
OPT order for A ₅		0		1		2	3	4				
OPT order for A ₆				0	1	2	3				4	

- Consider 4 way associative cache with one set initially containing lines (A_1, A_2, A_3, A_4), consider the access stream shown in table
- Access A_5 misses, replacement decision proceeds as follows
 - 1 Identify replacement candidates : (A_1, A_2, A_3, A_4, A_5)
 - 2 Lookahead and gather imminence order : shown in table, lookahead window circled
 - 3 Make replacement decision : A_5 replaces A_2
- A_6 self-replaces, lookahead window and imminence order in table



Shepherd Cache emulation OPT


Emulating OPT with a Shepherd Cache





- Split the cache into two logical parts
 - Main Cache (MC) for which optimal replacement is emulated
 - Shepherd Cache (SC) used to provide a lookahead and guide replacements from MC towards OPT
- Operation
 - 1 Buffer lines temporarily in SC before moving them to MC, SC acts as a FIFO buffer
 - 2 While in SC, gather imminence information and emulate lookahead
 - 3 When forced out of SC, make an MC replacement based on the gathered imminence order

Shepherd Cache Overview

Overview of Shepherd Caching




- To emulate MC with 4 ways per set and 2 SC ways per set
- To gather imminence order add a counter matrix (CM)
- CM has one column per SC way to track imminence order w.r.t to it
- CM has one row per SC and MC line as any of them can be a replacement candidate
- Each column has one Next Value Counter (NVC) to track the next value to assign along column



Shepherd cache bridges 32 - 52% of the gap

Bridging the performance gap



Avg MPKI over SPEC2000 suite

Bridging the LRU-OPT gap

- SC-4 bridges 32-52% of gap
- SC moves closer to OPT as cache size increases

MPKI: Miss Per Kilo Instructions

Emulating Optimal Replacement with a Shepherd Cache, MICRO-2007

Assignment 3

1. Design a single-cycle processor supporting MIPS `add`, `addi`, `lw` and `sw` instructions in Verilog HDL. Please download [proc03.v](#) from the support page and refer it.
2. Verify the behavior of designed processor using following assembly code
 - `add $0, $0, $0 # NOP {6'h0, 5'd0, 5'd0, 5'd0, 5'd0, 6'h20}`
 - `addi $t0, $zero, 8 # {6'h8, 5'd0, 5'd8, 16'd8}`
 - `sw $t0, 4($t0) # {6'h2b, 5'd8, 5'd8, 16'd4}`
 - `lw $t1, 4($t0) # {6'h23, 5'd8, 5'd9, 16'd4}`
 - `addi $t2, $t1, 6 # {6'h8, 5'd9, 5'd10, 16'h6}`
3. Submit **a report printed on A4 paper** at the beginning of the next lecture.
 - The report should include a block diagram, a source code in Verilog HDL, and obtained waveforms of your design.

