CSC.T433 Advanced Computer Architecture

CSC.T433 Advanced Computer Architecture Support Page, Dept. of Computer Science, Science Tokyo

News

This page is updated. (2024-12-09)
This page is open. (2018-11-28)

Lecture Slides and Materials

Lecture01 2024-12-09 13:30-15:10: Introduction, Design and Analysis of Computer Systems
Lecture02 2024-12-12 13:30-15:10: Instruction Set Architecture, single-cycle processor, circuit2.v
Lecture03 2024-12-16 13:30-15:10: HDL, single-cycle processor
Lecture04 2024-12-20 13:30-15:10: Pipelining
Lecture05 2024-12-23 13:30-15:10: Instruction Level Parallelism: Concepts and Challenges
Lecture06 2024-12-26 13:30-15:10: Instruction Level Parallelism: Instruction Fetch and Branch Prediction, predictor.c
Year-end holidays
LectureXX 2025-01-06 13:30-15:10: No lecture (canceled)
Lecture07 2025-01-09 13:30-15:10: Instruction Level Parallelism: Dynamic Scheduling
Lecture08 2025-01-16 13:30-15:10: Instruction Level Parallelism: Exploiting ILP Using Multiple Issue and Speculation
Lecture09 2025-01-20 13:30-15:10: Instruction Level Parallelism: Cache Memory and Multithreading
Lecture10 2025-01-23 13:30-15:10: Multi-Processor: Distributed Memory and Shared Memory Architecture, Parallel Programming
Lecture11 2025-01-27 13:30-15:10: Thread Level Parallelism: On-Chip Interconnection Network
Lecture12 2025-01-30 13:30-15:10: Thread Level Parallelism: Cache Coherence Protocol
Lecture13 2025-02-03 13:30-15:10: Thread Level Parallelism: Synchronization and Memory Consistency Model
Final Report by February 10, 2025

For Verilog HDL description, please refer to lectures 2 to 4 of Computer Logic Design.

Materials for Advanced Computer Architecture

Links

Copyright(c) 2022, 2023, 2024 Tokyo Tech Kise Laboratory. All rights reserved.